Abstract: Spin-electronics is a very rapidly expanding area of R&D which merges magnetism and electronics (Nobel Prize 2007). Since the discovery of giant magnetoresistance in 1988, several breakthroughs have further boosted
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Magnetic tunnel junctions: a route for CMOS/magnetism integration
Spintronics (or spin-electronics) is a continuously expending area of research and development at the merge between magnetism and electronics. It aims at taking advantage of the quantum characteristic of the electrons, i.e., its spin, to create new functionalities and new devices. Spintronic devices comprise magnetic layers which serve as spin polarisers or analysers separated by non-magnetic layers through which the spin-polarised electrons are transmitted. It is considered that spintronics started in 1988 with the discovery of the giant magneto-resistance (GMR) effect, which corresponds to a large variation of the resistance of a magnetic multilayer under the application of a magnetic field [1] . Shortly later, spin-valve structures were invented [2] . The latter exhibit GMR at low fields and thereby constitute very sensitive magnetic field sensors. In 1998, they were introduced as sensing elements in readback heads in computer disk drives. More than one billion of such read heads are produced each year. Besides the usual applications of hard disk drives in desktops, laptops or servers, the reduction in their form factor (one inch drive) has allowed to introduce magnetic disk drives in new consumer electronics products such as camcorders, MP3 players, movie recorders … In 1995, a second breakthrough was achieved with the discovery of room temperature tunnel magneto-resistance (TMR) in magnetic tunnel junctions (MTJ) [3, 4] . MTJs consist of a stack of two ferromagnetic layers separated by a thin insulating layer. This stack is sandwiched between a bottom and a top electrode. By applying a bias voltage between these electrodes, a current flows through the stack perpendicular to the interfaces. The electrons tunnel through the insulating tunnelling barrier, typically between 1 nm and 2 nm thick. The electrons emitted from one ferromagnetic layer are spin-polarised in a direction parallel to the magnetisation of this emitting electrode. Their probability to go through the barrier depends on the magnetic state of the receiving electrode. Hence the resistance of the stack depends on the relative orientation of the magnetisation in the two ferromagnetic layers adjacent to the barrier, as for giant magnetoresistance. This phenomenon is named 'Tunnel Magnetoresistance (TMR)'. TMR between 20% and 50% were first observed in alumina based junctions [3, 4] but much larger amplitudes were later observed in crystalline MgO based junctions [5, 6] with TMR amplitudes exceeding 400% at RT [7] . This huge increase in TMR amplitude between MgO and alumina based MTJ is due to the crystalline nature of the MgO barriers. In MTJ comprising an amorphous barrier, the TMR only originates from the different densities of states at the Fermi level for spin ↑ and ↓ electrons along the interface between the tunnel barrier and the adjacent magnetic layer. In MTJ comprising a crystalline barrier, another phenomenon takes place: there is a filtering of the tunnelling electrons according to the symmetry of their wave function. The electrons whose wave function has a symmetry compatible with that of the MgO crystallographic lattice can tunnel through the barrier much more easily than those with a different symmetry [8, 9] . It was shown that if the magnetic electrodes are Co rich alloys of bcc structure, only or mainly spin ↑ electrons have the adequate symmetry to propagate through the MgO barriers. As a result, a quasi-perfect spin-filtering of the tunnelling electrons takes place leading to an effective polarisation of the tunnelling electrons close to 100% and therefore to very large TMR amplitude.
In MTJ, the resistance of the stack is largely dominated by the resistance of the tunnel barrier itself. The latter varies exponentially with its thickness. The right quantity to characterise the resistance of the barrier is its Resistance × Area product most often written as R × A product. R × A of MTJ can range from tenths of Ohms.micron 2 (Ω.µm 2 ) up to MΩ.µm 2 or even more. By properly choosing the MTJ barrier thickness, it is then possible to adjust the resistance of MTJ pillars to the kΩ range, which is the order of resistance of a passing CMOS field effect transistor (MOSFET). This is a considerable advantage of MTJ with respect to GMR metallic pillars. Indeed in current-perpendicularto-plane geometry, GMR metallic pillars have resistance in the range of 10 -2 Ω to 10 -1 Ω which is much too small to be useable in combination with CMOS electronics. Furthermore, MTJ can be deposited by sputtering on almost any substrate provided the starting roughness is low enough (typically rms below 4 Å). This means that MTJ can be deposited above CMOS integrated circuits in a back-end magnetic process. Therefore MTJs provide a very nice route towards CMOS/magnetism integration. They allow the design and realisation of spintronic devices in which CMOS components are interconnected with MTJ to improve the performances of CMOS-only devices or to realise innovative functions. The introduction of magnetism in CMOS circuits allows to bring non-volatility in CMOS circuits together with low power consumption, very large cyclability (i.e., ability to switch the magnetic state almost an unlimited number of times) and very fast switching speed (in the nanosecond range).
MTJ are now implemented in various applications in which their variable resistance is used to store an information (as for instance in non volatile magnetic memories, MRAM), to process it (magnetic logic gates) or to define the function of CMOS logic circuits (reprogrammable logic).
Spin-transfer phenomenon
The magnetoresistance phenomena discussed in the previous section (GMR or TMR) allows to control an electron flow through a magnetic nanostructure by its magnetic state. The reciprocal phenomenon also exists. A spin-polarised current flowing through a magnetic nanostructure can influence its magnetic state. This is due to the exchange interaction between the spin of the incoming conduction electrons and the spin of the electrons responsible for the local magnetisation. This phenomenon was first predicted by two theoreticians: Slonczewski and Berger in 1996 [10, 11] and observed experimentally a few years later [12] [13] [14] . A simple picture of the phenomenon can be given in relation to Figure 1 . Let us consider a sandwich structure comprising two ferromagnetic Co layers separated by a metallic non-magnetic spacer as shown in Figure 1 . When a current flows from right to left i.e., electrons flow from left to right, the conduction electrons become polarised when they go through the left ferromagnetic layer because of spin-dependent scattering phenomena taking place. As a result, the current coming out of the left Co layer (polarising layer) has a net spin-polarisation parallel to the magnetisation of this left layer. The spin-polarised conduction electrons then drift through the Cu non-magnetic metallic spacer and reach the interface of the right Co layer. The electrons are then partly reflected and partly transmitted at the Cu/Co interface. The spin of the transmitted electrons precess incoherently around the local exchange field which is along the magnetisation of the right electrode. As a result, within a very short distance of the order of 1 nm, the direction of spin-polarisation of the incoming electrons is re-oriented along the direction of the local magnetisation. This spin polarisation reorientation generates an incoming flow of angular momentum which is transmitted to the local magnetisation and exerts a torque on it. This torque has been named spin-transfer torque. It contains two terms:
The first term is usually called the spin-torque term or Slonczewski term [10] , the second one is called the effective field term. The magnitude of this second term is much smaller than the first one in metallic pillars (typically less than 10%) [15] . However, in magnetic tunnel junctions, it can be of the order of 30-50% of the spin-torque term. This difference originates from the fact that in MTJ, the electrons tunnelling through the barrier have primarily a momentum perpendicular to the barrier. As a result, the precessional motion of their spin is more coherent when they enter the magnetic layer. This yields a larger amplitude of the effective field term. In metallic pillars, both terms are proportional to the current density and to the current polarisation. Interestingly, the spin-torque term is non-conservative. It behaves like a damping or anti-damping term depending on the current direction. Thus, the magnetisation can pump energy from the spin-current. This can generate very unusual dynamic effects:
• The spin-torque term can induce magnetisation switching in a magnetic nanostructure traversed by a spin-polarised current. This was observed in sandwich nanopillars comprising a polarising layer of fixed magnetisation and another magnetic layer of switchable magnetisation (often called 'free layer'), these two layers being separated by a non-magnetic spacer layer. This is illustrated on Figure 2 [16] . The left figure is a schematic representation of the stack comprising a CoFeCu(polarising)/Cu(spacer)/CoFeCu(switchable) trilayer. The central figure illustrates magnetisation switching when an external magnetic field is applied in the direction parallel to the magnetisation of the pinned polarising layer. The observed change of resistance is due to the current-perpendicular-to-plane GMR of the stack. The step of resistance takes place when the magnetisation of the free layer switches. The low resistance state corresponds to parallel orientation of the magnetisation in the pinned and free layers. The high resistance state is associated with anti-parallel alignment. The most important part of this multilayer is the trilayer stack formed by the pinned reference layer named AP1 consisting of a CoFeCu alloy 4.4 nm thick, the free layer F of switchable magnetisation also made of CoFeCu alloy 3.6 nm thick and the non-magnetic Cu spacer 2.6 nm thick. The pillars have a 'square' section with a lateral size of 130 nm. The right graph in Figure 2 shows the resistance loop obtained when the current flowing through the structure is varied. The same switching as in field scan from parallel to anti-parallel magnetic configurations is observed. The magnetic switching of the free layer is not caused here by an external magnetic field but by the torque exerted on the free layer magnetisation by the spin-polarised current coming or being reflected from the pinned layer. The switching takes place at current density of the order of j c ~ 2 × 10 7 A/cm 2 . The additional shifted parabolic curvature seen on the right graph is due to a combination of Joule heating (quadratic contribution) and Peltier effect (linear effect) associated with the different nature of the bottom and top electrodes (NiFe bottom electrode vs. Cu top electrode). This spin-transfer induced magnetisation switching was first observed in metallic pillars but later on also in magnetic tunnel junctions [17] . This observation clearly illustrates how spin-transfer offers a new way to manipulate the magnetisation of magnetic nanostructures. So far, only external magnetic fields were used to control a magnetic state. Via spin-transfer, spin-polarised currents can be used to produce the same effect. Since a current can be much more localised than a magnetic field, this approach offers outstanding advantages in terms of spatial control of switching as well as in term of overall energy required for switching. Spin-transfer switching offers a very interesting write approach in MRAM as will be explained in Section 3 of this paper.
• Another quite interesting dynamic effect induced by spin-torque under certain conditions is the generation of steady magnetic excitations. These excitations often take place when the spin-transfer and an external applied magnetic field have opposite influence on the free layer magnetisation for instance one favouring parallel magnetic configuration whereas the other favours anti-parallel magnetic configuration. In this situation, the magnetisation steadily pumps energy into the spin-current to compensate the energy dissipation induced by the Gilbert damping. The frequency of these excitations is in the GHz range and varies with the current density flowing though the device. This very interesting phenomenon can be used in frequency tuneable RF oscillators as will be explained in Section 5 of this paper.
The various phenomena discussed above (GMT, TMR, spin-transfer) have made possible the conception of several classes of spintronic devices. This is illustrated in Figure 3 . 
Magnetic Random Access Memories (MRAM)
The tremendous progress of magnetic tunnel junctions (MTJ) since 1995, has made realistic the conception and implementation of a new class of magnetic non-volatile memories (MRAM). The storage elements in MRAM are MTJs. In MTJ for MRAM, the magnetisation of one magnetic layer is usually pinned in a fixed direction (reference layer) whereas the magnetisation of the other layer (storage layer) can be switched between two opposite directions yielding two possible resistance states for the MTJ. These two states (parallel or antiparallel magnetic configurations with the two associated resistance values) are used to binary store the information in MRAM. Each memory cell consists of an MTJ connected in series with a selection transistor which can be viewed as a switch allowing the current to flow or not flow through the MTJ. Several large IC manufacturers (Freescale, IBM, NEC, Toshiba, Samsung …), attracted by the potential of MRAM as universal memory, rapidly entered the MRAM arena and all of them started their initial developments with the same write scheme, known as 'Stoner-Wohlfarth approach' or Field Induced Magnetic Switching approach (FIMS). This approach consists in combining two orthogonal pulses of magnetic field to achieve the write selectivity. It is illustrated in Figure 4 . During writing, the selection transistor is open: no current is flowing through the MTJ. During reading, the selection transistor of the addressed cell is close, a current flows through the MTJ and the magnetic state of the memory point is derived from the measured resistance of the stack. When the first demonstrators were released, it became rapidly clear that this approach would fail in reaching the specifications regarding power consumption, scalability and especially write selectivity at increasing memory density. Indeed, avoiding write errors requires very narrow distribution of switching field which imposes stringent conditions on the process of fabrication of the memory elements (uniformity of the MTJ material/lithography/etching) and prevents the realisation of large memory arrays. Besides, writing with pulse of magnetic fields requires to send through the bit lines and word lines pulse of currents of several mA in order to produce sufficiently large magnetic fields (of the order of 50 Oe on the MTJ storage layer). As the section of this conducting line is decreased in order to increase the memory density, the current density in these lines increases and soon reaches the electro-migration limit (at about 10 7 A/cm 2 ). Based on this technology, Freescale succeeded to launch a 4Mbit MRAM product in 2006. This was an outstanding achievement because it demonstrated the integration of a front-end CMOS process with a back-end magnetic process in a commercial product was possible (see also Figure 10 ).
To circumvent the scalability issues of FIMS-MRAM, several solutions have been proposed. They consist in different approaches for writing the information in the memory cell i.e., switching the magnetisation of the storage layer.
A first one consists in writing by using the spin-transfer torque (STT) to switch the magnetisation of the storage layer rather than field induced switching [17] . In this case, the memory cell is simplified as shown in Figure 5 . Writing a "0" (i.e., a parallel configuration of the magnetisation in the storage and pinned layer) can be achieved by sending a current pulse through the stack, the electrons flowing from the pinned layer to the storage layer. Writing a "1" can be achieved by sending a pulse of current of opposite polarity. This approach clearly solves the write selectivity issues of the FIMS MRAM since the write current is flowing only through the addressed cell so there is no risk of writing an unselected cell. Another major advantage of the STT write approach is the down-size scalability that it provides. Indeed, from the analysis of the stability of the solutions of the Landau-Lifshitz-Gilbert equation [18] taking into account the spin-transfer terms, it can be shown that the critical current for which the magnetisation switches due to the STT influence is actually determined by a critical current density which is given by where P is the current polarisation (typically of the order of 50% with commonly used materials, K is the uniaxial anisotropy of the storage layer, M s its spontaneous magnetisation, α its Gilbert damping, t F its thickness. e is the electron charge, Planck constant, µ 0 vacuum permeability. By optimising the MTJ stacks, minimum values of switching current density of the order of 2 × 10 6 A/cm 2 were obtained for 10 ns write current pulse width [19, 20] . Since the switching is determined by a current density, the total current required to write a memory cell scales as the area of the cell. Thus, the smaller the cell is, the smaller the write current. This contrasts with the FIMS approach in which the current for writing actually increases as the cell size decreases. As a result, the STT approach offers good scalability in STT-MRAM down to cell size of the order of 45 nm.
Below this dimension (~45 nm), there is still an issue which concerns the thermal stability of the information written in the cell. For a storage application, it is of primary importance that once written, the magnetisation orientation of the storage layer remains stable for several years (typically 10 years is chosen for stability criterion). At room temperature, this imposes that the energy barrier for switching (K × V where V is the volume of the storage layer and K the anisotropy) fulfils the inequality:
. As the size decreases, the volume decreases and the relation becomes more and more difficult to fulfil. The effective anisotropy may be increased by giving to the cell an elongated shape (shape anisotropy of an elongated ellipsoid) but this works only up to aspect ratio of the order of 2. Above, the switching proceeds by nucleation/propagation of domain walls rather than coherent rotation. Furthermore, trying to use materials with higher uniaxial anisotropy leads to a correlated increase in the Gilbert damping α since damping and anisotropy are often related because of their common origin: the spin-orbit interactions. An increased damping implies higher write current density which is not good because this means excessively large selection transistors as well as excessive electrical stress across the tunnel barrier (breakdown voltage of the order of 1 V).
To push further the super-paramagnetic limit, we proposed in 2001 [21] to use MTJ stacks having perpendicular-to-plane magnetisation and to increase the spin-torque efficiency by integrating in the stack two pinned layers on both side of the storage layer (see Figure 6 ). These two pinned layers have opposite magnetisation so that for both polarity of the current, there are additional contributions of the direct spin-polarised current originating from one of these layers and of the reflected spin-polarised current originating from the other. In addition, the two spacer layers separating the storage layer from the two pinned layers must have different resistance (RA product) to avoid compensation of their magnetoresistive effects. Therefore, one can be a tunnel barrier whereas the other should be a metallic spacer or a tunnel barrier of lower RA than the first one. The interesting point in perpendicular MTJ is that the current density for switching can be significantly reduced because the two terms present in the expression of the critical current density partially cancel each other. In this configuration, the critical current density can be written eff out-of-plane 2 (2 )
where K eff represents the effective perpendicular anisotropy which takes into account the perpendicular anisotropy of bulk or interfacial origin minus the shape anisotropy of the layer. With perpendicular MTJ, current densities of the order of 3 × 10 6 A/cm 2 were obtained [22] . It can be noted that these current densities are not smaller than the record values obtained for in-plane switching (~2 × 10 6 A/cm 2 ) [19, 20] . This is probably due to an increase value of the Gilbert damping for the material with perpendicular anisotropy used by Nakayama et al. [22] . Nevertheless, there is room for improvement in this geometry which is currently receiving lot of attention.
In order to even further improve the down-size scalability of MRAM, SPINTEC proposed a concept of thermally assisted writing in MRAM. It consists in combining a temporary heating of a memory bit (Joule heating produced by a pulse of current through the MTJ) with the application of a magnetic field or of a spin-transfer torque to select and write the magnetic bit [21] . In the MTJ, the storage layer material is chosen so that its magnetisation switching field strongly decreases in the temperature range between RT and ~200°C. A good way to achieve this, is to use an exchange biased storage layer (i.e., a ferromagnetic layer (CoFe) exchange coupled to an antiferromagnetic layer (IrMn)) with a blocking temperature of the order of 160°C. The role of the antiferromagnetic layer is to pin the magnetisation of the adjacent ferromagnetic layer (the storage layer) at the standby temperature. This provides excellent thermal stability of this layer. The magnetisation of the storage layer can only be switched when the antiferromagnetic layer is heated above its blocking temperature. This approach is very similar to the heat assisted magnetic recording (HAMR) which is being developed for hard disk drive technology. It is schematically illustrated in Figure 7 . In order to write in a TAS-MRAM cell, the transistor of the selected bit is first opened to let a heating current flow through the magnetic tunnel junction. Within nanoseconds, the inelastic relaxation of the hot tunnelling electrons heats up the storage layer, by typically 150°C enabling the switching of its magnetisation. Then either a weak pulse of magnetic field generated by a pulse of current in a bit line located above the selected MTJ is applied (heating + pulse of magnetic field) or the same pulse of current used to heat is also use to exert a spin torque on the magnetisation of the storage layer (heating + STT). In this latter case, both polarity of the current must be used as in STT-MRAM. The heating current is then stopped so that the cell cools back to the standby temperature with the magnetisation of the storage layer frozen in the new direction. Both approaches are developed by the French start-up company 'Crocus Technology', spin-off of SPINTEC and CEA/LETI. Figure 8 illustrates an example of realisation of the approach consisting in combining TAS with a pulse of magnetic field. Figure 8(a) schematically represents the write procedure in this case. Figure 8(c) represents the MTJ stack with the reference layer pinned by an antiferromagnetic layer having a high blocking temperature (PtMn, T B~3 00°C) and the storage layer exchange biased by an antiferromagnetic layer of lower blocking temperature (IrMn, T B~1 60°C). During writing, the MTJ is Joule heated up to a write temperature intermediate between these two blocking temperatures (typically~200°C) so that the storage layer magnetisation can be switched whereas the reference layer magnetisation remains always pinned in the same direction. Figure 8(b) shows the minor hysteresis loops obtained before and after switching. The observed loop shifts are characteristic of the exchange bias of the storage layer magnetisation coupled to the adjacent antiferromagnetic layer. At zero field, in the remanent state, it clearly appears that only the low resistance state or the high resistance state can be stabilised depending whether a "0" or "1" has been written. This approach makes the TAM-RAM concept quasi immune from magneto-electrical perturbations, which is good for consumer electronics but also of high interest for spatial applications. We have shown that the dynamics of heating and cooling can be quite fast. The heating time varies inversely proportional to the heating power sent through the MTJ. A good compromise between maximum heating current density and duration of heating phase yields typical heating duration of the order of 3-5 ns. The cooling time is determined by the material properties (specific heat, thermal conductivity). It is of the order of 10-20 ns. As a result the write cycle time can be of the order of 30 ns [23] . Figure 9 illustrates the implementation of the thermal assistance combined with STT (TAS + STT). The stack used in this demonstration was similar to the one of Figure 8 (c) with an MgO barrier 1.1 nm thick. The storage layer was relatively thick: 5.5 nm. The pillar had a cylindrical shape with a diameter of 140 nm. Pulses of bias voltage of ±1.1 V and duration 30 ns were applied to the structure. The corresponding current density through the stack was 1.1 × 10 7 A/cm². Figure 9 (b) shows the hysteresis minor loops measured before and after TAS + STT writing. Clearly, as for the TAS + FIMS approach, a change in the sign of the loop shift was produced during writing. Figure 9 (c) indicates that by alternating the pulse polarity, the low resistance state or high resistance state could be repeatedly written. This method still needs to be optimised but it allows a very compact cell design and we think that it offers the ultimate scalability in MRAM. The main issue which remains to be solved is to further reduce the critical current for writing so as to reduce the electrical stress on the barrier during writing. This should allow to improve the cyclability of STT or TAS+STT MRAM. So far, a cyclability in STT-MRAM of 10 12 cycles was demonstrated by SONY [24] . The objective is to bring it to 10 16 cycles so that MRAM could become a universal memory combining the advantages of DRAM (density), SRAM (speed) and FLASH (non-volatility i.e., capability of keeping the information without any electrical power).
Besides memories, this technology also offers important perspectives in the new field of hybrid (magnetic/CMOS) embedded architecture as well as for logic circuits in particular reprogrammable logic gates (magnetic Field Programmable Gate Arrays, FPGA). This is explained in the following section. 
Towards a non-volatile reprogrammable logic
Electronic devices combine memory circuits which store the information together with logic circuits which process the data. Although the intrinsic non-volatility of the magnetic components (MTJ) naturally leads to study their use in memory-based devices, it is also possible to use MTJ in logic circuits. MTJ are intrinsically variable non-volatile resistors. As such, they can be implemented in different ways in logic circuits. Firstly, they can be used to introduce non-volatility directly within logic circuits (concept of non-volatile CPU). Secondly, they can be used to change the commutation threshold of CMOS circuits thereby allowing to change the function of logic gates (reprogrammable logic). These two types of applications are discussed below.
Non-volatile logic:
Traditionally, complex electronic circuits such as microprocessors are designed following the so-called Von Neumann architecture in which logic and memory are separate functions occupying distinct parts on the silicon wafer. In CMOS technology, both types of components have to be built in contact with the silicon wafer since their working principle uses the physical properties of the semiconductor substrate. As a result, the logic and memory components are built side to side on the wafer. They are interconnected by long metallic interconnects which follow complicate intricate paths above the structure. This usually results in relatively slow communication between logic and memory which slows down the speed of execution of certain applications as for instance multimedia applications. In contrast to CMOS memories, MTJ can be grown on any substrate provided its roughness is sufficiently low to insure a good continuity of the tunnel barrier (no pinholes). As a result, MTJ can be grown above CMOS components in a back-end magnetic process. This is what is already done for MRAMs. As an illustration, Figure 10 shows a cross section of a FIMS-MRAM cell as developed by Freescale [25] . Conceptually, this technology initially developed for MRAM is also very interesting for logic applications since it distributes a high density of non-volatile elements above logic circuits and thereby introduce non-volatility directly inside the logic circuits. This is schematically illustrated in Figure 11 . Thanks to the unique set of qualities of MTJs: cyclability, switching speed, scalability, low write power and compatibility with CMOS technology, these elements can be integrated with CMOS components to tightly combine logic and memory functions in what could be called 'Janus devices' (i.e., elementary devices having both logic and memory functions) [26] . This hybrid magnetic tunnel junction/CMOS integrated circuit approach can solve many of the major challenges currently faced by integrated circuit technology. Moving away from the traditional Von-Neumann architectures, it becomes then possible to develop a completely new paradigm in electronics for non-volatile logic yielding major advantages in particular in terms of power consumption, speed, complexity of interconnections. The gain provided by the CMOS/MTJ hybrid technology in terms of power consumption can be understood as follows. In CMOS-only electronic devices, the reduction in lateral size of elementary components goes with a decrease in the gate oxide thickness in transistors but also in memories (DRAM, SRAM). As a result, there are increasing leakage currents due to electron tunnelling through these thin oxide layers. In MOSFET, these tunnel leakage currents are detrimental because they cause power dissipation even in standby mode i.e., when the circuit is not performing any operation. This dissipation is called the static or standby power. In addition, a complex electronic circuit comprises several levels of interconnects which in-fine exhibit a large capacitance C. When these interconnects are submitted to voltage steps of amplitude V at a frequency f, this generate an additional power dissipation of the order of fCV 2 /2. This dynamic dissipation due to capacitance of interconnects nowadays represents the main source of the dynamic consumption. Various approaches have been implemented in CMOS technology to reduce the power consumption such as partitioning the circuit with different supply voltages or different frequencies, switching-off the power of temporarily unused part of the circuit. Nevertheless, the static and dynamic power consumption in CMOS devices keeps on increasing as the feature size decreases, the static consumption increasing faster than the dynamic one as represented in Figure 12 derived from the International Technology Roadmap for Semiconductors. The advantage of the CMOS/MTJ hybrid technology is then clear. By distributing non-volatile elements above the logic circuits, the two being interconnected by vertical vias (as in the MRAM technology of Figure 10 ), the power management becomes much easier. Temporarily unused parts of the circuits can be powered off and instantaneously restarted on demand because the last information when the power was switched off has been kept in the non-volatile elements and is readily available on restart. This allows a very significant reduction in standby power. In addition, the interconnect paths (vertical vias) are much simpler with significantly lower capacitance which should result also in a strong reduction of dynamic power consumption. In addition, the footprint of hybrid CMOS/MTJ devices should be reduced and the communication between logic and memory should be much faster since the memory function is directly integrated in the logic elements. SPINTEC has developed design tools for this hybrid CMOS/MTJ circuits [27, 28] and several hybrid circuits have been conceived in collaboration with other French laboratories (IEF,CEA/LETI, LIRMM, CMP) and Crocus Technology [29, 30] . Experimentally, a non-volatile full adder has been built by Matsunaga et al. [31] confirming the great expectations of this hybrid technology.
Another way of taking advantage of the CMOS/MTJ integration is for reprogrammable logic. A circuit is said reprogrammable when its functionality can be changed by control signals. The most popular reprogrammable circuits today are the FPGA (Field Programmable Gate Array). This kind of circuits have been essentially designed so far for low-volume production or prototyping. However nowadays, other advantages of these circuits are appearing, like dynamically reconfigurable computing capability: the functionality of the circuit can be changed dynamically during operation. These circuits comprise Look Up Tables (LUT) , which are elementary functions programmable by an Operating code (Opcode) stored in a memory. These LUTs are connected together by a programmable system of interconnections to achieve the desired logic function. Today, FPGAs are SRAM or Flash-based. SRAM-based FPGA are volatile and must embed a non-volatile memory in which the functionality of the circuit is stored. The configuration of the circuit is loaded into the SRAM at start-up. This causes a waiting time at start-up and limits integration densities. Flash-based FPGAs are slow to write, limiting the reconfigurability capabilities. MRAM can replace these two kinds of memories to achieve a fully non-volatile MFPGA (Magnetic FPGA).
Spin-torque oscillators
As previously mentioned, one of the intriguing properties of the spin transfer torque is that it can move the magnetisation on the energy landscape and bring the magnetisation into new static equilibrium positions which do not correspond to energy minima or it can induce steady oscillations of the magnetisation with large precession angles.
In appropriate magnetoresistive spin-valve stacks, these steady excitations combined with the magnetoresistance of the structure can be converted into a gigahertz output voltage that makes these 'spin torque oscillators' attractive for applications as frequency tuneable microwave devices. The tunability can typically range between 2 GHz and 40 GHz, the frequency being controlled by the current density flowing through the device. Many experiments have been performed confirming the existence of these oscillations [12, 32, 33] after the effect had been first predicted theoretically by Berger and Slonczewski [10, 11] . In most studies 'planar' spin valve structures tailored in the form of pillars of diameter ~100 nm were used that consist of a thick in-plane magnetised polarising pinned layer and a thin in-plane magnetised free layer. For this planar spin valve configuration, in-plane (IP) steady state oscillations are produced around the energy minimum with modest precession amplitudes (see Figure 13(b) ). The associated output voltage is too low for being compatible with conventional technology. At SPINTEC, we predicted that much larger output voltage could be achieved by using a polarising layer with out-of-plane magnetisation [34, 35] i.e., by injecting a current which is spin-polarised out-of-plane in the free layer of a magnetoresistive element (GMR pillar or preferably MTJ) having in-plane magnetisation. This spin-polariser produces a large angle out-of-plane (OP) precession at the threshold current, for which the free layer magnetisation oscillates between the parallel and anti-parallel orientation with respect to the analyser, see Figure 13 (b). To develop this 'perpendicular' spin torque oscillator, we had to address several challenges:
• First a technological challenge: being able to pattern spin-valve pillar with size below 100 nm connected with electrical contacts at the bottom and top of the structure. A process combining e-beam lithography and ion beam etching was developed at CEA/LETI/DIHS and subsequently used to prepare all the studied devices.
• Second, the challenge of designing a polarising material that combines a strong out-of-plane magnetic anisotropy K u to stabilise the magnetisation out-of-plane with a sufficient spin polarisation (short spin diffusion length). This was achieved by a composite stack that contains a (Co/Pt) multilayer structure with large K u on top of which a thin polarising (Co/Cu) multilayer is deposited.
• Third, the challenge of growing the complete stack with polarising layer and magnetoresistive spin-valves exhibiting a sufficiently large magnetoresistance amplitude in the current perpendicular to plane geometry. This was successfully carried out at SPINTEC by sputtering.
The following results were then obtained [36] :
• Studies of the magneto-resistance in the frequency domain have revealed spectra that can unequivocally be interpreted as out-of-plane (OP) precessions induced by the perpendicularly polarised spin-current (see Figure 13) . Notably, the range of current and field where the excitations exist as well as the frequency dependence of the excited modes as a function of current and field are consistent with theoretical predictions. These experiments can be considered as the first realisation of large angle steady state excitations around the energy maximum (see Figure 13 (b)).
• Besides the OP mode, an additional excitation has been observed that is identified from the f vs. I and f vs. H dependence as an in-plane (IP) precession, induced by the analyser. This mode is present at current and field values, where the OP precessions are turned off. It is ascribed to the spin-torque influence of the analyser of the spin-valve on the magnetisation of the free layer.
• The presence of both IP and OP excitations makes it possible to quantitatively compare the precession amplitudes, which are proportional to the dynamic resistance oscillations ∆R. As shown in Figure 13 (c), it is confirmed that the OP precession amplitude is indeed larger than the one for IP precession and is maximum at the threshold current (∆R = ∆R max ).
• Finally, the observed asymmetry of the slope f vs. I for positive and negative current of the OP mode, has been successfully explained in the frame of diffusive transport theory which reveals for our material parameters an inversion of the angular dependence of the spin torque as compared to the ballistic model first predicted by Slonczewski [10] .
The experiments presented above have been performed on fully metallic stack. The oscillatory output voltage resulted from a combination of spin-torque induced large angle processional motion of magnetisation of the free layer together with the current-perpendicular-to-plane GMR (CPP-GMR) of the magnetoresistive stack.
Since the CPP-GMR of such stack is fairly small (less than 1%), the output oscillatory signal was still relatively weak despite the large angle precession. More recently, experiments were carried out in collaboration with Hitachi GST without the perpendicular polariser but using MgO based magnetic tunnel junction with in-plane magnetisation. Very encouraging results have been obtained in terms of signal amplitude as well as signal linewidth in these MTJ [37] .
Conclusion
The purpose of this paper was to present on-going development in spin-electronics carried out at SPINTEC in Grenoble in collaboration with other laboratories, in particular CEA/LETI and Crocus Technology. SPINTEC R&D positioning consists in developing innovative functional devices from the new materials and new phenomena discovered in spin-electronics. SPINTEC is particularly active in the fields of MRAM, hybrid CMOS/magnetic logic, spin-transfer oscillators but has also a strong activity in the basic understanding of spintronic phenomena (with the purpose of device modelling and optimisation), development of functional materials (with large spin-polarisation, perpendicular anisotropy, exchange bias …), micro/nanotechnology for device fabrication.
